SystemVerilog mode
Syntax highlighting and indentation for the Verilog and SystemVerilog languages (IEEE 1800).
Configuration options:
- noIndentKeywords - List of keywords which should not cause identation to increase. E.g. ["package", "module"]. Default: None
MIME types defined: text/x-verilog and text/x-systemverilog.